|
|
|
| 1 |
6,035,104 |
Method and apparatus for managing electronic documents by alerting a
subscriber at a destination other than the primary destination
|
| 2 |
5,954,813 |
Data processor with transparent operation during a background mode and
method therefor
|
| 3 |
5,946,496 |
Distributed vector architecture
|
| 4 |
5,930,523 |
Microcomputer having multiple bus structure coupling CPU to other
processing elements
|
| 5 |
5,926,642 |
RISC86 instruction set
|
| 6 |
5,923,894 |
Adaptable input/output pin control
|
| 7 |
5,923,893 |
Method and apparatus for interfacing a processor to a coprocessor
|
| 8 |
5,913,071 |
Scalar interrupt-acknowledgement system that responds to a plurality of
events with a single interrupt signal
|
| 9 |
5,913,069 |
Interleaving memory in distributed vector architecture multiprocessor
system
|
| 10 |
5,901,323 |
Process controller with interchangeable individual I/O units
|
| 11 |
5,889,963 |
Method and system for an efficient multiple access polling protocol for
interactive communication
|
| 12 |
5,887,181 |
Method and apparatus for reducing a computational result to the range
boundaries of an unsigned 8-bit integer in case of overflow
|
| 13 |
5,884,027 |
Architecture for an I/O processor that integrates a PCI to PCI bridge
|
| 14 |
5,881,218 |
Apparatus for scan test of SRAM for microprocessors having full scan
capability
|
| 15 |
5,875,339 |
Asynchronous arbiter using multiple arbiter elements to enhance speed
|
| 16 |
5,875,301 |
Method and apparatus for the addition and removal of nodes from a common
interconnect
|
| 17 |
5,872,993 |
Communications system with multiple, simultaneous accesses to a memory
|
| 18 |
5,872,989 |
Processor having a register configuration suited for parallel execution
control of loop processing
|
| 19 |
5,872,986 |
Pre-arbitrated bypassing in a speculative execution microprocessor
|
| 20 |
5,872,932 |
Persistence specification system and method for producing persistent and
transient submaps in a management station for a data communication
network
|
| 21 |
5,872,921 |
System and method for a real time data stream analyzer and alert system
|
| 22 |
5,870,566 |
Port expansion network and method for lan hubs
|
| 23 |
5,870,563 |
Method and apparatus for optimizing message transmission
|
| 24 |
5,867,726 |
Microcomputer
|
| 25 |
5,867,652 |
Method and apparatus for supporting multiple outstanding network
requests on a single connection
|
| 26 |
5,864,705 |
Optimized environments for virtualizing physical subsystems independent
of the operating system
|
| 27 |
5,864,703 |
Method for providing extended precision in SIMD vector arithmetic
operations
|
| 28 |
5,862,400 |
Formula processor having cache means for storing and retrieving results
of previously computed formulas based on identification and dependency
information
|
| 29 |
5,862,395 |
Customizable user interfaces for programmed computer systems
|
| 30 |
5,862,350 |
Method and mechanism for maintaining integrity within SCSI bus with hot
insertion
|
| 31 |
5,860,021 |
Single chip microcontroller having down-loadable memory organization
supporting "shadow" personality, optimized for bi-directional data
transfers over a communication channel
|
| 32 |
5,859,994 |
Apparatus and method for modifying instruction length decoding in a
computer processor
|
| 33 |
5,854,937 |
Method for reprogramming flash ROM in a personal computer implementing
an EISA bus system
|
| 34 |
5,852,740 |
Polymorphic network methods and apparatus
|
| 35 |
5,852,739 |
Low profile plate interlock mechanism for a computer chassis
|
| 36 |
5,845,079 |
Mobile migration communication control device
|
| 37 |
5,841,628 |
Miniature circuit card with retractable cord assembly
|
| 38 |
5,838,988 |
Computer product for precise architectural update in an out-of-order
processor
|
| 39 |
5,838,987 |
Processor for eliminating external isochronous subsystems
|
| 40 |
5,832,294 |
Multiple-microprocessor module
|
| 41 |
5,828,846 |
Controlling passage of packets or messages via a virtual connection or
flow
|
| 42 |
5,826,101 |
Data processing device having split-mode DMA channel
|
| 43 |
5,826,099 |
Data processor having a computing element mounted on a microcontroller
|
| 44 |
5,822,609 |
Processing circuit for performing a convolution computation
|
| 45 |
5,822,607 |
Method for fast validation checking for code and data segment descriptor
loads
|
| 46 |
5,822,604 |
Method of optimizing recognition of collective data movement in a
parallel distributed system
|
| 47 |
5,822,603 |
High bandwidth media processor interface for transmitting data in the
form of packets with requests linked to associated responses by
identification data
|
| 48 |
5,822,602 |
Pipelined processor for executing repeated string instructions by
halting dispatch after comparision to pipeline capacity
|
| 49 |
5,819,102 |
Formula processor having cache means for storing and retrieving results
of previously computed formulas base on identification and dependency
informations
|
| 50 |
5,815,729 |
Method and apparatus for on the fly descriptor validation
|
